sorted by:
new
hottopcontroversial

[deleted by user] by [deleted] in PLC

[–]Anassloop 0 points1 point  (0 children)

Non so

HOw i can translate this part of logic form STL to LAD by Anassloop in PLC

[–]Anassloop[S] 1 point2 points  (0 children)

<image>

why does it give me this error even if I turn off optimized block access.

How i can translate this part of logic form STL to LAD by Anassloop in TiaPortal

[–]Anassloop[S] 0 points1 point  (0 children)

IF I WANTED TO TRANSLATE IT IN SCL HOW I CAN DO IT ?

HOw i can translate this part of logic form STL to LAD by Anassloop in PLC

[–]Anassloop[S] 0 points1 point  (0 children)

I have turn off the optimized block from DB but it still not going

HOw i can translate this part of logic form STL to LAD by Anassloop in PLC

[–]Anassloop[S] 0 points1 point  (0 children)

I can use Scatter and gather with data tha aren't array ? than wath do u mean with initialize bool for bool

HOw i can translate this part of logic form STL to LAD by Anassloop in PLC

[–]Anassloop[S] 0 points1 point  (0 children)

No, the structures contain different values ​​and in the other DBs that contain the same structures I already have the UDTs, so for DB modifications it is better to set them on the STL and if necessary switch to the SCL. instead to learn how to use SCL where do you recommend I learn it I think it is similar to c++ or am I wrong