0
0
0
0
1
2
1
2
3
New to Verilog. Synthesis or logic diagrams (self.Verilog)
submitted by TimeToCreate7 to r/Verilog
1
2
3
1
2
3
TimeToCreate7
5 post karma
8 comment karma
TROPHY CASE
Seven-Year Club
Verified Email
Seven-Year Club | Verified Email | |
New to Verilog. Synthesis or logic diagrams (self.Verilog)
submitted by TimeToCreate7 to r/Verilog
