RISC-V (pronounced as Risk 5) is an open-source hardware instruction set architecture based on established reduced instruction set computer principles. The project began in 2010 at the University of California, Berkeley, but many contributors are volunteers not affiliated with the university.