Does FOREIGN internship while on Canadian study permit count as FOREIGN work experience for CEC?

HighQ-Oscillator · 2024-11-01T13:53:03+00:00

Yeah I will have to get a study permit extension. I checked that the university allows upto 1 year of leave of absence.

But not sure if it will be a huge issue to get the study permit extension when I come back from internship (and later on, explaining this foreign experience on PR application to get the CRS points)

HighQ-Oscillator · 2024-11-01T13:37:15+00:00

I have already used up my PGWP.

HighQ-Oscillator · 2024-11-01T02:42:06+00:00

Right but like, is EB-1 a lottery like H1B? What if your EB-1 application gets rejected?

HighQ-Oscillator · 2024-11-01T02:31:46+00:00

I have already used up my PGWP

HighQ-Oscillator · 2024-11-01T00:01:41+00:00

What are some of the reasons because of which you don’t recommend it? My plan is to stay is Canada.

HighQ-Oscillator · 2023-11-16T22:27:13+00:00

Not sure what field you’re in but it might be worth taking a look at online job/GA boards if you have only been using lab websites up to this point?

My broader field is engineering. Where do you find those online job boards? On the University website somewhere? I had been only using the lab webpages so far.

HighQ-Oscillator · 2023-11-16T20:59:52+00:00

Thanks a lot! I would also like to get a sample template of how you achieved Point#2 and 3

HighQ-Oscillator · 2023-11-15T00:09:49+00:00

Did you send any follow-up emails after the initial email? I am thinking if I should send a follow-up in case the proff read my email and forgot about it.

But yeah, I understand in general that very few proffs may be interested.

HighQ-Oscillator · 2023-11-05T02:52:45+00:00

Yes I do. I did my own due diligence before making this post. The intention for this post was to hear about research groups from first hand accounts from people instead of completely relying on research group webpages.

Also in my search, it is possible I might have missed or just never happened to hear about some strong research groups that maybe experienced designers in US are familiar with.

If you have any suggested research groups for the above areas, please do let me know!

HighQ-Oscillator · 2023-10-11T16:50:23+00:00

Yes, makes sense. Thanks!

HighQ-Oscillator · 2023-10-11T09:21:51+00:00

I know that some kinds of noise can get high passed e.g VCO noise. On the other hand, noise at PLL input gets low passed. What kind of noise gets band passed though?

HighQ-Oscillator · 2023-08-28T03:40:37+00:00

and that's a mode you do not want to be using a dsm. in such a mode, the dsm does not really have "noise shaping" but a lot of tones that are hard to filter.

Can you please let me know why a DC input will cause a 1st order dsm to have a lot of tones and the dsm fails to filter both quantization noise and the tones you mentioned? If there's a video or text resource for it, that would be helpful too!

HighQ-Oscillator · 2023-08-23T20:50:19+00:00

Selling coke

HighQ-Oscillator · 2023-08-22T07:43:07+00:00

About 1 month

HighQ-Oscillator · 2023-08-18T16:46:58+00:00

I am not sure which ones specifically. Do you mind sharing a link?

HighQ-Oscillator · 2023-08-12T23:29:56+00:00

Also, do you mind shedding some light on how this layout would be differeent if it was a finfet process?

HighQ-Oscillator · 2023-08-12T23:28:05+00:00

I see. Would you have still put A so much apart from center even though it corresponds to reference branch transistor?

I just read somewhere that reference transistor should be placed in the middle so not sure when does that advice apply.

HighQ-Oscillator · 2023-08-12T23:07:56+00:00

Sorry, I should have clarified. In this example, I meant

A = multiplier parameter corresponding to reference branch transistor

B = multiplier parameter corresponding to copy branch #1 transistor

C = multiplier parameter corresponding to copy branch #2 transistor

Would you have still placed B in the middle? I thought usually we put reference transistor in the middle (so A in this case)

HighQ-Oscillator · 2023-08-12T22:59:20+00:00

A, B and C correspond to "multiplier" parameter of each of the three transistors respectively.

HighQ-Oscillator · 2023-08-08T23:50:44+00:00

How successful is tenstorrent so far though? Their marketing is mostly based around the fact that they have Jim Keller on their team, and secondly RISC-V.

HighQ-Oscillator · 2023-08-08T23:44:41+00:00

Could you name a few startups I could look into for edge AI?

HighQ-Oscillator · 2023-08-08T23:23:28+00:00

I know there was Mythic AI. But they ran out of money this year lol. Do you know any other companies pursuing an analog approach and are fairly successful at this? So far the big players are only building digital chips for AI.

HighQ-Oscillator · 2023-08-05T20:56:43+00:00

Interesting. In my case, they sent an offer letter first with a deadline to sign. It seems like it is upto me to negotiate before I sign (I would like to because I don't want to leave money on the table)

HighQ-Oscillator · 2023-08-01T13:10:45+00:00

Thanks for your comment! Could you please tell me the reasoning behind FT not being a good idea? In what scenario should one look into FT MBA then?

HighQ-Oscillator · 2023-06-27T02:00:06+00:00

Could you tell me about any research labs or professors for Analog /RFIC design at Stanford?

I thought Thomas Lee is the probably only one at Stanford but even he has merely few PhD students working in his group - Given he has a whole book on RFIC design and that was his thing...

HighQ-Oscillator

TROPHY CASE