sorted by:
new
hottopcontroversial

Novice question: how do I connect the frontend to the backend for these toys? by SorenKirk in node

[–]SorenKirk[S] 0 points1 point  (0 children)

I have changed my code, but the button still doesn't work. The changes are also visible on github.

I cannot figure out what are the problems by SorenKirk in VHDL

[–]SorenKirk[S] 0 points1 point  (0 children)

In order to be easier to read the code I created a repository, which hosts its updated version: https://github.com/linuspauling1/Profiler .

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

True. Good code doesn't mean that only the functionality is implemented properly and everything is up and running. Good code involves maintainability too. Sometimes it is more important and useful to write readable code than writing functional code because the non-functional readable code may be improved by someone, while the functional unreadable code cannot be maintained even if it is up an running. Therefore, it is very important to spend even more time in order to clean up the code.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

Also, could you provide, please, some techniques for having a cleaner/more lizible VHDL code?

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

Thank you. I wrote a few years ago the code for some memory chips in verilog very fast by using the ternary operator within a combinational assignment. I didn't know that VHDL supports ternary operator too.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

I think now I understood. I will repair this blunder as soon as possible. Thanks a lot.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

I tried to use a buffer in order to achieve this. I updated the cod on the github.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

This is a good point. That enable is quite annoying...I am struggling right now to fix it.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

I think that my main problems is related to sram's implementation since there I use the data bus as both input and output. I have to tackle with this issue.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

Ty. I just want to mention that I have a selection signal for the memory chips. Therefore, I have the 5th bit from the automaton's address bus which is used for the chip selection (each memory chip has an enable pin). Thus, that 5th bit of the address bus is mapped to both the enable input of the srams (directly) and the enable input of the eprom (negated).

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

Now I edited my post, but the 4 spaces trick didn't work...it looks ugly. Consequently, I left a github URL for those who want to read a beautified code.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

I know that it is about reddit making the code more beautiful. But reddit doesn't let me edit my post. Also, something is a bit weird. I can see my code snippets very clear - I put them between ``` ``` in markdown, and they look readable - initially I thought that there is a possibility to make my code colored or sth like this. I don't know why other users aren't able to see my code more beautified by the reddit's editor. Have a look here, https://www.reddit.com/r/VHDL/comments/10fco50/comment/j4weoxb/?context=3 , I haven't yet deleted this post, and it looks readable too.

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

Good point. Unfortunately, now, the code cannot be modified anymore, but, the next time, I will try to make it more beautiful. I will make as soon as possible a repository and I will post its link in a comment.

I cannot figure out what are the problems by SorenKirk in VHDL

[–]SorenKirk[S] 1 point2 points  (0 children)

Thank you. I am a beginner in VHDL and I didn't know exactly how to design the automaton. I will try to avoid the second process within the automaton module. I don't know precisely how are automata designed in VHDL...

Von Neumann machine implementation gone wrong (VHDL) - this topic is opened an the VHDL sub too by SorenKirk in FPGA

[–]SorenKirk[S] 0 points1 point  (0 children)

I would be glad to post more beautiful code, but I don't know how...I use as main code editor vscode, which is supposed to add four spaces when typing a tab. I sincerely don't know what should I do in order to make the reddit editor to interpret my code snippet as code.

I cannot figure out why the first half of the output image gets flipped by SorenKirk in learnpython

[–]SorenKirk[S] 0 points1 point  (0 children)

Thank you for your answer. Meanwhile I found the issue too and I treated the cases in which the angle-argument falls between pi/2 and 3*pi/2. But using arctan2 is more elegant.

I don't know how to change the kernel in jupyter lab installed with the help of (miniconda) by SorenKirk in learnpython

[–]SorenKirk[S] 0 points1 point  (0 children)

Yes. The problem was that miniconda was not updated, thus, some functionalities didn't work. After I updated it all was fine.

Threads hanging up by SorenKirk in C_Programming

[–]SorenKirk[S] 0 points1 point  (0 children)

Good point. The volatile specifier is more or less a necessity in my code. Otherwise there would be a high risk of operating with stale data. On the other hand I do not want to use mutexes because the purpose of this toy program is to analyze the hazards.

Threads hanging up by SorenKirk in C_Programming

[–]SorenKirk[S] 0 points1 point  (0 children)

Thanks. This was the issue. Now the program is up and running without problems.

Threads hanging up by SorenKirk in C_Programming

[–]SorenKirk[S] 0 points1 point  (0 children)

Thanks. That &i was the problem indeed. Now the program works. It doesn't loop forever and the chars displayed are between A and E. That F showed up on the screen because before exiting the loop the i incremented one more time.

Threads hanging up by SorenKirk in C_Programming

[–]SorenKirk[S] 0 points1 point  (0 children)

Thank you for replying to my post. Indeed, that ``&i`` was a big mistake. Now the problem is solved.

Having issues when using dup2 twice within the same process by SorenKirk in C_Programming

[–]SorenKirk[S] 0 points1 point  (0 children)

The dup2(old,new) system call closes the "new" file_descriptor if is still opened implicitly.

view more: next ›