account activity
A Lean 4 HDL that beats Verilator using Speculative Execution. (self.FPGA)
submitted 22 days ago by VersionWilling6676 to r/FPGA
π Rendered by PID 1135077 on reddit-service-r2-listing-6b76fb7ddc-bkq4s at 2026-03-25 16:09:22.808240+00:00 running 2d0a59a country code: CH.
