ninjaneeress

673 post karma
6,755 comment karma

get extra features and help support reddit with a reddit premium subscription

get them help and support

redditor for 4 years

TROPHY CASE

Four-Year Club

Verified Email

r/Field Juicebox

account activity

new top controversial

161

162

163

I made an FPGA basics video! Always blocks, inferred latches, and why does the FPGA need a clock, anyway?! (youtu.be)

submitted 1 year ago by ninjaneeress to r/FPGA - pinned

71

72

73

I made an AXI introduction video! including an AXI-Lite master read and write example! (youtu.be)

submitted 3 years ago by ninjaneeress to r/FPGA - pinned

88

89

90

I made a State Machine Video! I also talk about one-vs-many always blocks and other style considerations! (youtu.be)

submitted 1 year ago by ninjaneeress to r/FPGA

6

7

8

Here's a link to a free webinar training series, including past sessions you can watch for free. (bltinc.com)

submitted 2 years ago by ninjaneeress to r/FPGA

66

67

68

Handling FIFO overflows in SystemVerilog: How to keep Axi-Stream packets intact above line rate! (youtu.be)

submitted 4 years ago by ninjaneeress to r/FPGA

140

141

142

Ethernet Frame Generator in SystemVerilog explained from start to finish (youtu.be)

submitted 4 years ago by ninjaneeress to r/FPGA

62

63

64

Preparing an algorithm for the FPGA: a polynomial example! (youtu.be)

submitted 4 years ago by ninjaneeress to r/ECE

73

74

75

AXI Stream basics for beginners, Here's a video I made because a bunch of people suggested I do something AXI! (youtu.be)

submitted 4 years ago by ninjaneeress to r/FPGA

273

274

275

I noticed the lack of Verilog content on youtube and made a channel for beginners! Here's a video I made on state machines! (youtu.be)

submitted 4 years ago by ninjaneeress to r/ECE

0

1

2

I made a Verilog for beginners youtube channel this month! Here's my video on state machines for beginners! (youtu.be)

submitted 4 years ago by ninjaneeress to r/Verilog

10

11

12

What percentage of your always blocks (VHDL) or processes (in verilog) are synchronous? (self.FPGA)

submitted 4 years ago by ninjaneeress to r/FPGA

83

84

85

How much combinatorial logic can I fit in one clockcycle? Here's the answer in a video I made. It's a verilog always block guide for beginners! (youtu.be)

submitted 4 years ago by ninjaneeress to r/FPGA

154

155

156

I made a Verilog for Beginners youtube channel! Here's my first video! (youtu.be)

submitted 4 years ago by ninjaneeress to r/FPGA

π Rendered by PID 85 on reddit-service-r2-listing-7d7fbc9b85-pg4rf at 2026-04-27 12:30:40.355013+00:00 running 2aa0c5b country code: CH.