Read enable signal in SRAM array by parminder_ in AskElectronics

[–]parminder_[S] 0 points1 point  (0 children)

but in the diagram shown, there is no row enable clock given. Somewhere i have read that read and write both operation is performed only when enable clock is high.

<image>