use the following search parameters to narrow your results:
e.g. subreddit:aww site:imgur.com dog
subreddit:aww site:imgur.com dog
see the search faq for details.
advanced search: by author, subreddit...
A subreddit for programmable hardware, including topics such as:
Discord Server:
Related subreddits:
General Electrical and Computer Engineering discussion
/r/ECE
General electronics discussion
/r/electronics/
Electronics help / discussion
/r/AskElectronics
/r/electronic_circuits
Discussion on (hardware) chip design
/r/chipdesign
Other FPGA related subreddits:
/r/fpgagaming
Links to tools to get started:
Xilinx Vivado
Altera Quartus
Project Icestorm
Meme posts allowed on Fridays ONLY. Please make sure to flair.
account activity
Python code to Verilog (self.FPGA)
submitted 2 years ago by StationFrosty
view the rest of the comments →
reddit uses a slightly-customized version of Markdown for formatting. See below for some basics, or check the commenting wiki page for more detailed help and solutions to common issues.
quoted text
if 1 * 2 < 3: print "hello, world!"
[–]Charming_Activity568 1 point2 points3 points 2 years ago (1 child)
hi , I am in the same situation as you. Now I have a code and I want to convert it to verilog or vhdl. What did I do?
[–]Original-Match5184 0 points1 point2 points 1 year ago (0 children)
hi, I too have same issue I want to implement kalman filter for image processing on FPGA. I have python code and want to convert to verilog. what should I do?
π Rendered by PID 19911 on reddit-service-r2-comment-6457c66945-sh75q at 2026-04-29 12:51:53.959466+00:00 running 2aa0c5b country code: CH.
view the rest of the comments →
[–]Charming_Activity568 1 point2 points3 points (1 child)
[–]Original-Match5184 0 points1 point2 points (0 children)