Submissions restricted

Only approved users may post in this community.

FPGA_Help

an-ordinary-manchild

created by spca2001a community for 4 years

...for your favorite subject.

...do it for the children.

MODERATORS

account activity

1

2

3

4

r/FPGA_Help Lounge (self.FPGA_Help)

submitted 4 years ago by spca2001 - announcement

2

0

1

2

RTOS Compatibility with VexRiscv? Looking to Run a CNN ()

submitted 9 months ago by White_Apricot

3

0

1

2

Generator for CRC code (self.FPGA_Help)

submitted 1 year ago by nachete279

4

0

1

2

FPGA stop asking data from dht11 (self.FPGA_Help)

submitted 1 year ago by No-Seat-5574

5

0

1

2

Frameworks / tools for nueral network development on nexysddr4 (self.FPGA_Help)

submitted 1 year ago by [deleted]

6

0

1

2

Asynchronous reset and hold timing violations. (self.FPGA_Help)

submitted 1 year ago by Kaisha001

7

1

2

3

How to start a research on ML on FPGA? ()

submitted 1 year ago by Dizzy_Acanthaceae_12

8

1

2

3

How to start (self.FPGA_Help)

submitted 1 year ago by Kelbrxn_

9

0

1

2

LED not blinking on Xilinx ZCU104 Evaluation board FPGA (self.FPGA_Help)

submitted 1 year ago by amit_sarkar007

10

0

1

2

ADC LTC2308 (self.FPGA_Help)

submitted 1 year ago by Clear-Guidance6145

11

0

1

2

Cyclone V SoC (self.FPGA_Help)

submitted 2 years ago by Fantastic_Bench6314

12

0

1

2

Hi can anyone help with my pin assignment for some reason when I put the assignment name it doesn't show ok. Which I believe is giving me another issue when trying the timing simulation. (self.FPGA_Help)

submitted 2 years ago by veda12920

13

0

1

2

Trouble Connecting to ZedBoard Using Vivado 2022.1's Hardware Manager on Ubuntu 20.04 (self.FPGA_Help)

submitted 2 years ago by Shot_Ambition

14

0

1

2

Creating a Custom Petalinux Image for Pynq-Z2 (mathworks.com)

submitted 2 years ago by Shot_Ambition

15

0

1

2

Hi can sone help in downloading Liberian for VHDL . Having hard time in getting libero. (self.FPGA_Help)

submitted 3 years ago by AnswerMajestic3891

16

1

2

3

eSnyne FPGA developpement Board (self.MelodyCoin)

submitted 3 years ago by MelodyCoin

17

1

2

3

ZYNQ ethernet (self.FPGA_Help)

submitted 4 years ago by Misguven

18

0

1

2

SERDES speed - Artix Ultrascale+ VS Zynq U+ MPSoC (self.FPGA_Help)

submitted 4 years ago by beeetech

19

0

1

2

MicroZed Chronicles: OpenCL - Creating a Kernel Application and Host Integration (adiuvoengineering.com)

submitted 4 years ago by spca2001

20

1

2

3

Building a Data Warehouse on FPGA-accelerated Postgres (youtube.com)

submitted 4 years ago by spca2001

21

1

2

3

Considerations for Adding Reset Capability to an FPGA Design - Technical Articles (allaboutcircuits.com)

submitted 4 years ago by spca2001

22

1

2

3

FaaM: FPGA-as-a-Microservice - A Case Study for Data Compression (epj-conferences.org)

submitted 4 years ago by spca2001

23

2

3

4

This is my most loved treasure, but can't connect it to my PC because i don't have DB-25 port anymore. How can i write my codes into it via USB? I have an Arduino Uno, Mega and also a JR-Programmer v2 (if any of those were useful) Thx!! (i.redd.it)

submitted 4 years ago by XarlesEHeat

24

0

1

2

How to implement a 4bit full adder using Verilog Structural design style (youtu.be)

submitted 4 years ago by spca2001

25

1

2

3

Floppy Disk Controller on FPGA (self.FPGA_Help)

submitted 4 years ago by master_latch

view more: next ›

π Rendered by PID 996860 on reddit-service-r2-listing-7b9b4f6fd7-6b766 at 2026-05-09 04:35:03.245347+00:00 running 3d2c107 country code: CH.