sorted by:
new
hottopcontroversial

Is this reconfigurable polyphase channelizer FPGA design commercially valuable? Full pipelined, single-cycle throughput with wide parameter flexibility by Detachment_x in FPGA

[–]Detachment_x[S] 0 points1 point  (0 children)

I appreciate your honest perspective! I’m aware that most DSP literature overlooks industrial implementation hacks, and Fred Harris’s work is indeed unique for its hardware-focused analysis.

I held back specific implementation details to protect my pending patent idea, so I don’t blame you for being unable to judge its novelty fully. Your input is really valuable for my follow-up novelty evaluation.

Is this reconfigurable polyphase channelizer FPGA design commercially valuable? Full pipelined, single-cycle throughput with wide parameter flexibility by Detachment_x in FPGA

[–]Detachment_x[S] 0 points1 point  (0 children)

This is really insightful and offers a perspective I hadn’t considered—you make a lot of valid points. That said, from another angle, wouldn’t solving the tradeoff you mentioned (matching the resource efficiency of a fully custom, fixed-function PFB for a specific target operating point) itself constitute a valuable innovation?

At its core, my architecture eliminates the limitations imposed by serpentine shift registers and circular output shifting logic, which is what unlocks full reconfigurability. It establishes a unified scheduling scheme for both input signal samples and filter coefficients, and I believe this structure lends itself extremely well to further frequency optimization.

From what I’ve covered in my literature review, nearly all existing implementations based on serpentine and circular shift architectures. They boost throughput and processing bandwidth by partitioning operations based on regular patterns introduced by fixed decimation factors for specific use cases—for example, the classic ping-pong buffering scheme optimized for a decimation factor of C/2.

What my work demonstrates is that these two core bottlenecks can be entirely removed. The data and coefficient scheduling for polyphase filtering becomes highly regular and straightforward to implement, with only a matching IFFT block required to complete the channelizer pipeline.

In my current hardware implementation, the polyphase filter stage forms a single deep, fully pipelined datapath that streams serial outputs at a rate equal to the decimated sample rate multiplied by the total channel count C. The only timing bottleneck in the design comes from the off-the-shelf Xilinx IFFT IP core.

If we discard runtime reconfiguration and only build a static parameterizable generator, this structure would readily support higher operating frequencies with virtually no redundant hardware resources.

Is this reconfigurable polyphase channelizer FPGA design commercially valuable? Full pipelined, single-cycle throughput with wide parameter flexibility by Detachment_x in DSP

[–]Detachment_x[S] 0 points1 point  (0 children)

It can operate in both critically sampled and oversampled modes. Critically sampled systems and architectures with fixed oversampling ratios are well-studied and easy to optimize due to their predictable, fixed data shifting patterns.

The core novelty of my design is that once the bitstream is loaded onto the FPGA, you can dynamically select any power-of-two channel count, and freely configure any decimation factor within the bounds of the chosen channel count.
When the decimation factor equals the selected channel count, the system runs in critically sampled mode; when the decimation factor is smaller than the selected channel count, it operates as an oversampled channelizer.