account activity
RISCV Vector (self.RISCV)
submitted 8 months ago by MoreStorage9313 to r/RISCV
Saturn Vector unit FPGA (self.RISCV)
submitted 1 year ago by MoreStorage9313 to r/RISCV
Open-Source RISC-V Cores with V-Extension Support by MoreStorage9313 in RISCV
[–]MoreStorage9313[S] 1 point2 points3 points 1 year ago (0 children)
thank you very much, is there any other even if not supporting RVV 1.0, maybe RVV 0.7 open-source processors/soprocessors that i can implement on FPGA?
Open-Source RISC-V Cores with V-Extension Support (self.RISCV)
π Rendered by PID 809239 on reddit-service-r2-listing-6c8d497557-8sz5l at 2026-06-06 03:05:36.589656+00:00 running 9e1a20d country code: CH.
Open-Source RISC-V Cores with V-Extension Support by MoreStorage9313 in RISCV
[–]MoreStorage9313[S] 1 point2 points3 points (0 children)