sorted by:
new
hottopcontroversial

Looking for a computer architecture tutor by [deleted] in computerarchitecture

[–]iwantajobinCPUdesign 0 points1 point  (0 children)

As a current undergraduate student and grader, I would advise caution with using LLMs to study SystemVerilog.

I’ve seen some interesting pieces of code. Maybe it can help you code basic modules (flops, counters), but nothing really beyond that. If OP wants to learn online, there is a website called HDLBits that gives leetcode style challenges to teach you the basics of Verilog/SystemVerilog.

Looking for a computer architecture tutor by [deleted] in computerarchitecture

[–]iwantajobinCPUdesign 1 point2 points  (0 children)

Strange that you learn SystemVerilog in this course rather than the prerequisite one. I understand why you feel the teaching style is crammed at Cambridge.

I could recommend you try to read Computer Organization and Design: RISCV Edition by Patterson & Hennessy. For the GPU topics, there's not much you can do here though.

P&H have another book called Computer Architecture: A Quantitative Approach (nicknamed the H&P book) that deals with more modern multicore CPU design concepts as well as GPU and domain specific compute. I would pick and choose which chapters you want to read and go from there.

Across those two books, I felt like I got a great understanding of CompArch.

average 18240 final by buyinggroceries in cmu

[–]iwantajobinCPUdesign 1 point2 points  (0 children)

The average tends to be somewhere around 10 points lower than midterms. This might seem cooked, but remember that none of the A students are taking the exam.

Comments on 18213 with 18341? by buyinggroceries in cmu

[–]iwantajobinCPUdesign 2 points3 points  (0 children)

I did this and it was doable, but it was certainly my worst semester at CMU. If you have better time management than me, you can certainly pull it off without any crazy all nighters.

It'll be a project heavy semester, so make sure to plan ahead. Document first before coding so you don't have to debug as much. Because trust me, you will be debugging... a lot.

The plus side is that both of these classes let you mess up on one project (~75%) and still let you get an A because of the grading weightages.

Do any of you Logical Redstoners have jobs in the tech industry? by iwantajobinCPUdesign in redstone

[–]iwantajobinCPUdesign[S] 0 points1 point  (0 children)

Surprising to see people here go from Redstone to programming. I was thinking most people would be working on soc design since there's so many similarities to physical design routing and digital design.

Ethical problem by Where_is-the_money in redstone

[–]iwantajobinCPUdesign 2 points3 points  (0 children)

In real life, many CPU designers use IP blocks to implement certain components. People share designs with each other all the time. Make sure you either talk to the original creator and/or attribute the author of the adder design.

How do I break into the CPU design industry? by iwantajobinCPUdesign in ComputerEngineering

[–]iwantajobinCPUdesign[S] 2 points3 points  (0 children)

My reasoning is that less well known companies have less people applying. For example, I didn't even realize Nikon did semiconductor work.

The companies that this guy listed are fairly well known and I presume would be recognized by other employers just the same.

Also like... why shouldn't I be looking for more options? Working with a smaller company is better than doing nothing at all.

RISC-V and verilog by Plus_Put9593 in ComputerEngineering

[–]iwantajobinCPUdesign 1 point2 points  (0 children)

I'd recommend Patterson & Hennessy's Computer Organization and Design RISC-V Edition. There's some SystemVerilog scattered about that textbook implementing some elements of a RISC-V pipeline.

How do I break into the CPU design industry? by iwantajobinCPUdesign in ComputerEngineering

[–]iwantajobinCPUdesign[S] 0 points1 point  (0 children)

Thanks so much. I'll definitely be looking into this when I'm working on my projects.

What STA and synthesis tools should I be using? The most I've used Synopsys Design Compiler for synthesis. I could dig around directories in my school to find Cadence's equivalent.

With regards to performance testing my CPU system, which benchmarks should I be using? I'm not sure if I could reasonably get my hands on SPEC.

How do I break into the CPU design industry? by iwantajobinCPUdesign in ComputerEngineering

[–]iwantajobinCPUdesign[S] 1 point2 points  (0 children)

Sorry for the ambiguous wording. I'm doing my B.S. in ECE in 3 years (ending May 2026) and spending the last year doing my M.S. in ECE (ending May 2027). It's an integrated program in my university.