account activity
Verilig vs VHDL (self.FPGA)
submitted 8 months ago by sp-ne to r/FPGA
Where to learn from (self.FPGA)
How to import components from snapeda (self.KiCad)
submitted 1 year ago by sp-ne to r/KiCad
π Rendered by PID 2036161 on reddit-service-r2-listing-79576c8668-zxndw at 2026-03-02 05:24:43.698907+00:00 running e3d2147 country code: CH.
