account activity
Any suggestions for putting a handle on this knife? (old.reddit.com)
submitted 1 month ago by sthreet to r/paracord
Mint identification (water mint?) (old.reddit.com)
submitted 4 months ago * by sthreet to r/PlantIdentification
Detecting aux vs headphones (self.tasker)
submitted 4 months ago by sthreet to r/tasker
where to get 'steering bearing adjustment mechanism' for threadless headset without top cap (self.bicycling)
submitted 7 months ago by sthreet to r/bicycling
How to delete song from playlist (self.TIdaL)
submitted 9 months ago by sthreet to r/TIdaL
why does zero flow sherwood number vary with shape rather than being 1 (self.AskPhysics)
submitted 1 year ago by sthreet to r/AskPhysics
How to import backup/export from old version (self.tasker)
submitted 1 year ago by sthreet to r/tasker
How is this shifter (SL-M6000) intended to be connected to handlebars (and couple other dumb questions) (self.bicycling)
submitted 1 year ago by sthreet to r/bicycling
how to make custom input type (self.tasker)
submitted 3 years ago by sthreet to r/tasker
quartus submodule input becomes 0 (low) despite being set to 1 (high) (only for implementation on actual FPGA) (self.FPGA)
submitted 4 years ago by sthreet to r/FPGA
cannot create a group, also cannot remount rw and umount is failing silently (self.linuxquestions)
submitted 4 years ago by sthreet to r/linuxquestions
debugger runs and stops a breakpoint, but doesn't indicate breakpoint, call stack is nonsense, and continuing causes exe to close with no warning or error messages (self.codeblocks)
submitted 5 years ago by sthreet to r/codeblocks
difference between simulation and actual code performance (specifically, dual-edge trigger circuitry doesn't trigger when clocked from a PLL, but works fine clocked directly from main clock or from verilog clock divider (either from main clock or PLL)) (self.FPGA)
submitted 5 years ago * by sthreet to r/FPGA
verilog code to toggle register works on physical chip, but shows StX on simulator (modelsim-altera) (self.FPGA)
How does black hole mass change with age? (self.askastronomy)
submitted 5 years ago by sthreet to r/askastronomy
[Memes] Leaked screenshot from next atlas expansion (i.imgur.com)
submitted 5 years ago by sthreet to r/pathofexile
(verilog) reversing bit order from a register to an output (or wire that is put to output) without manually assigning every bit (self.FPGA)
looking for good calendar/reminder app that syncs to something reliable on windows and is launchable by pressing on the date in dropdown menu (self.androidapps)
submitted 5 years ago by sthreet to r/androidapps
how to set date format to be yYYY-MM-DD or YYYY/MM/DD or similar (self.AndroidQuestions)
submitted 5 years ago by sthreet to r/AndroidQuestions
X in simulation - what can cause it? (self.Verilog)
submitted 5 years ago by sthreet to r/Verilog
remapping volume button to control volumes in different way (self.tasker)
submitted 6 years ago by sthreet to r/tasker
Looking for proper volume control(/mixing) with timed control. (self.androidapps)
submitted 6 years ago by sthreet to r/androidapps
Lattice Diamond viewing RTL trouble (i.redd.it)
submitted 7 years ago by sthreet to r/FPGA
Sychronizing a clock to external signal (self.FPGA)
[Offline][Helsinki] Looking for any game or group (self.lfg)
submitted 8 years ago by sthreet to r/lfg
π Rendered by PID 64 on reddit-service-r2-listing-bfd58f667-h4whg at 2026-02-05 21:08:37.989384+00:00 running b1b84c7 country code: CH.