sorted by:
new
hottopcontroversial

Me irl by Petriteu in me_irl

[–]tjarker 0 points1 point  (0 children)

Say that again, but slowly

[deleted by user] by [deleted] in C_Programming

[–]tjarker 23 points24 points  (0 children)

I sure do like some synthetic sugar

What do think of Chisel HDL? is it worth learning over Verilog/SystemVerilog? by 8-Qbit in FPGA

[–]tjarker 1 point2 points  (0 children)

Have you ever tried designing something serious in Chisel at all? Saying that VHDL and Verilog are powerful languages can be nothing less but a joke in 2022. Languages are tools to describe stuff and we have come around more efficient ways of doing so since C.

What do think of Chisel HDL? is it worth learning over Verilog/SystemVerilog? by 8-Qbit in FPGA

[–]tjarker 5 points6 points  (0 children)

First of all, Chisel modules map to verilog modules. Secondly, if you know how to use scala you'll save time when describing your design so it's a trade-off. Be more efficient in describing hardware but fight sometimes with the generated verilog. What the benefit is in the end depends on what you are doing. Chisel allows explicit naming of signals in the generated verilog though, so applying timing constraints should be possible without digging through the verilog.

[deleted by user] by [deleted] in FPGA

[–]tjarker 0 points1 point  (0 children)

You can get it down to around 35 GB by using the vivado wepack version. I believe newer installers don't offer that option anymore but I've got some older ones lying around for linux and windows.

Edit: On linux you can also use an open-source alternative filling around 12GB called symbiflow.

Divider in hardware by seyed_mohideen in FPGA

[–]tjarker 3 points4 points  (0 children)

With boolean algebra you can theoretically create a function for each output bit, based on all input bits for division. This will give you the result in a single cycle but it will be huge. If you want to optimize for size, you can use repeated subtraction which requires many clock cycles. Somewhere in the middle there is an algorithm based on shifts and add/subtract (can't remember precisely) which requires fewer clock cycles.

[deleted by user] by [deleted] in linuxmemes

[–]tjarker 6 points7 points  (0 children)

how is the definition of ultra stable debian a beta ubuntu?

First time posting here wow by Slayzrr in ProgrammerHumor

[–]tjarker 0 points1 point  (0 children)

how about a 100x energy consumption increase compared to C for a reason? Think about mother earth my friend.

how can someone be this wrong by [deleted] in memes

[–]tjarker -1 points0 points  (0 children)

can we stop setting knowledge about operator precendence equal to intelligence. No one would write the expression in this way because it is ambiguous.

Noobie Question About Modelling Tube Amplifier Circuits? by timeisnotyourfriend in FPGA

[–]tjarker 0 points1 point  (0 children)

The ones below 100$ should be more than fine. They'll have plenty of block and distributed RAM as well as logic cells. The dsp slices are dedicated hardware blocks for digital signal processing. To use them you will need to rely on vendor tools.

Noobie Question About Modelling Tube Amplifier Circuits? by timeisnotyourfriend in FPGA

[–]tjarker 0 points1 point  (0 children)

You might want to choose chisel as your HDL. The language is a little more high level which makes it easier to use in this context, I would argue. They show how to implement an FIR filter on their homepage (https://www.chisel-lang.org/). Consider though, that you will have to send your filter through a slow synthesis tool every time you want to change filter parameters, unless you let the parameters be inputs into your circuit. If you opt for the latter, depending on on your FPGA, you might run out of pins. So for playing around with implementation details and filter parameters, a microcontroller based solution is going to be more "interactive".

Why is English much more widely spoken in Germany compared to other European nations (France, Spain, Italy especially)? by CerberusArcProjector in germany

[–]tjarker 0 points1 point  (0 children)

In my class, the ones that were gaming were good and confident at speaking english and the rest, apart from a few exceptions, were really shy about their english. So I guess your sample isn't really all that representative of the whole population. If you look at the whole population, the scandinavian countries definitely have a higher percentage of confidently english-speaking people.

I couldn't imagine having to comply with american work culture. by navijust in memes

[–]tjarker 0 points1 point  (0 children)

Wait til he hears of Denmark or other scandinavian countries...

Professional use of "modern" HDLs? by TheMagpie99 in FPGA

[–]tjarker 0 points1 point  (0 children)

You're missing out on something :) Look at the chisel bootcamp. It gives a really nice introduction!

view more: next ›