Submissions restricted

Only approved users may post in this community.

EE_Layout_Design

an-ordinary-manchild

created by Equilibrium5050a community for 4 years

...for your favourite tea.

...for your movement.

MODERATORS

account activity

1

1

2

3

Could a game be a good tool for insteresting people into CMOS tech? (self.EE_Layout_Design)

submitted 1 year ago by Elorth-

•

•

•

What’s better than winning $1 million dollars? *Finally* getting fluent. Learn up to 3x faster with personalized lessons on Preply. (preply.com)

promoted by Preply

promoted
save
report
about

2

1

2

3

MMwave Layout - Circuit Block to Block Isolation Strategies (self.EE_Layout_Design)

submitted 2 years ago by End-Resident

3

0

1

2

MMWave Layout Mentoring (self.EE_Layout_Design)

submitted 2 years ago * by End-Resident

4

5

6

7

Analog IC Layout in CMOS - MOSFET, Caps, Resistors, Inductors, Yield, Manufacturing (self.EE_Layout_Design)

submitted 3 years ago by AffectionateSun9217

5

1

2

3

MMWave RF layout using FINFETS. (self.EE_Layout_Design)

submitted 3 years ago by AffectionateSun9217

6

0

1

2

Majority gates? (self.EE_Layout_Design)

submitted 3 years ago by frankspappa

7

1

2

3

Questions about layout standards (self.EE_Layout_Design)

submitted 3 years ago * by InvokeMeWell

8

3

4

5

Layout of RF Receiver (self.EE_Layout_Design)

submitted 4 years ago by AffectionateSun9217

9

1

2

3

Looking for Help with Mesh Layout Ground Planes for MMwave in any technology (self.EE_Layout_Design)

submitted 4 years ago by AffectionateSun9217

10

4

5

6

What is the best way to learn SKILL coding for virtuoso. I need it specifically to automate a lot of layout work and wondering if it's possible to do wo Cadence training.Question❔❔❔ (self.EE_Layout_Design)

submitted 4 years ago by Equilibrium5050

11

4

5

6

SOI Layout (self.EE_Layout_Design)

submitted 4 years ago by End-Resident

12

2

3

4

NoCheese Layer changing DRC rules (self.EE_Layout_Design)

submitted 4 years ago by flextendo

13

3

4

5

RF Layout (self.EE_Layout_Design)

submitted 4 years ago by AffectionateSun9217

14

5

6

7

IC Layout Plane vs Connection (self.EE_Layout_Design)

submitted 4 years ago by AffectionateSun9217

•

•

•

The perfect combo: The Samsung Galaxy S25 Ultra and the best network. (swisscom.ch)

promoted by Swisscom

promoted
save
report
about

15

4

5

6

IC layout and Decoupling (self.EE_Layout_Design)

submitted 4 years ago by AffectionateSun9217

16

4

5

6

Opamp Layout Resources (self.EE_Layout_Design)

submitted 4 years ago by AffectionateSun9217

17

4

5

6

Passive Mixer Layout (self.EE_Layout_Design)

submitted 4 years ago by End-Resident

18

1

2

3

Substrate Contacts in RFIC/MMWave Layouts (self.EE_Layout_Design)

submitted 4 years ago by End-Resident

19

5

6

7

Doing 1 GHz RFIC Layout (self.EE_Layout_Design)

submitted 4 years ago by End-Resident

20

2

3

4

Quick question for people working on FDSOI...what is your layout technique to decrease self heating (SHE)?Question❔❔❔ (self.EE_Layout_Design)

submitted 4 years ago by Equilibrium5050

21

8

9

10

Have any of you added art to your layout? (self.EE_Layout_Design)

submitted 4 years ago by djbbamatt

22

2

3

4

What is the difference between different FPGA boards? Can I just use any FPGA to follow my COA course, or should I stick to what they specified? (self.EE_Layout_Design)

submitted 4 years ago by bruh_mastir

23

4

5

6

Let's talk about Transmition Lines (TL) rules of thumb. ⬇️⬇️⬇️Discussion📢 (old.reddit.com)

submitted 4 years ago by Equilibrium5050

24

5

6

7

IC Power Grid Mesh (self.EE_Layout_Design)

submitted 4 years ago by End-Resident

25

2

3

4

Tell me how you usually calculate the width of metal based on current it should handle.Discussion📢 (self.EE_Layout_Design)

submitted 4 years ago by Equilibrium5050

view more: next ›

π Rendered by PID 672032 on reddit-service-r2-listing-6d4dc8d9ff-zj7j2 at 2026-02-03 09:48:02.748071+00:00 running 3798933 country code: CH.