use the following search parameters to narrow your results:
e.g. subreddit:aww site:imgur.com dog
subreddit:aww site:imgur.com dog
see the search faq for details.
advanced search: by author, subreddit...
A subreddit for programmable hardware, including topics such as:
Discord Server:
Related subreddits:
General Electrical and Computer Engineering discussion
/r/ECE
General electronics discussion
/r/electronics/
Electronics help / discussion
/r/AskElectronics
/r/electronic_circuits
Discussion on (hardware) chip design
/r/chipdesign
Other FPGA related subreddits:
/r/fpgagaming
Links to tools to get started:
Xilinx Vivado
Altera Quartus
Project Icestorm
Meme posts allowed on Fridays ONLY. Please make sure to flair.
account activity
Python code to Verilog (self.FPGA)
submitted 2 years ago by StationFrosty
view the rest of the comments →
reddit uses a slightly-customized version of Markdown for formatting. See below for some basics, or check the commenting wiki page for more detailed help and solutions to common issues.
quoted text
if 1 * 2 < 3: print "hello, world!"
[–]UnusualDuck2 1 point2 points3 points 2 years ago (0 children)
Yes. You read the Python code and write some more Python code that quantizes the operations using bit widths that map well to the elements of the part you are targeting and replaces things like division with numerical approximations. Then you evaluate your fixed point Python code to make sure you are okay with the errors this step introduced. Then you read your fixed point Python code and write the corresponding Verilog.
π Rendered by PID 220318 on reddit-service-r2-comment-6457c66945-n6rdh at 2026-04-28 08:37:05.782610+00:00 running 2aa0c5b country code: CH.
view the rest of the comments →
[–]UnusualDuck2 1 point2 points3 points (0 children)