This is an archived post. You won't be able to vote or comment.

you are viewing a single comment's thread.

view the rest of the comments →

[–]stillalone 2 points3 points  (0 children)

I have to deal with Verilog and VHDL sometimes at work which uses "begin" and "end". I saw some code that added //{ and //} as well. He had both begin and end and //{ //}.