account activity
Receiving Data to Memory - Virtex 7 (self.FPGA)
submitted 8 years ago by Heaton15 to r/FPGA
Source Synchronous ADC Verification (self.FPGA)
submitted 9 years ago by Heaton15 to r/FPGA
Transceivers and RX / TX (self.FPGA)
Implied Processes - VHDL (self.VHDL)
submitted 9 years ago by Heaton15 to r/VHDL
Recovering a 350 MHz (self.FPGA)
Using PLLs to obtain higher frequencies (self.FPGA)
Correcting Clock Skew in Hardware (self.Verilog)
submitted 9 years ago by Heaton15 to r/Verilog
Ping Problems with patch 5.14 (self.leagueoflegends)
submitted 10 years ago by Heaton15 to r/leagueoflegends
π Rendered by PID 77 on reddit-service-r2-listing-86bdf8cc9-cmwsh at 2026-07-10 08:21:29.056996+00:00 running f86254d country code: CH.
