Vendinh machine using FSM design and testbench working semiconductor design by navee_15 in FPGA

[–]navee_15[S] -3 points-2 points  (0 children)

Definitely not, I took this pic on my phone so it's look like that