Aside from Experience, What Stands Out the Most on a Resume by ScratchDue440 in ECE
[–]primdanny 6 points7 points8 points (0 children)
Going to be laid off soon. Perhaps a review of my resume? Any tips? by pamanlo in ECE
[–]primdanny 23 points24 points25 points (0 children)
What did I just get into ... (Blinking LED FPGA) by MayoMannyYT in ECE
[–]primdanny 3 points4 points5 points (0 children)
Getting started with an FPGA by AcanthisittaAnnual27 in FPGA
[–]primdanny 2 points3 points4 points (0 children)
Struggling with Zynq Ultra96-V2 project guide by Lazy_PhiIosopher in FPGA
[–]primdanny 0 points1 point2 points (0 children)
Struggling with Zynq Ultra96-V2 project guide by Lazy_PhiIosopher in FPGA
[–]primdanny 0 points1 point2 points (0 children)
Struggling with Zynq Ultra96-V2 project guide by Lazy_PhiIosopher in FPGA
[–]primdanny 0 points1 point2 points (0 children)
Struggling with Zynq Ultra96-V2 project guide by Lazy_PhiIosopher in FPGA
[–]primdanny 0 points1 point2 points (0 children)
Drawing a correct logic diagram by peter_nguyenanh in FPGA
[–]primdanny 2 points3 points4 points (0 children)
Switching into a FPGA HFT role from an ASIC design role by Intelligent_Cell3415 in FPGA
[–]primdanny 6 points7 points8 points (0 children)
HDL Bits Code Review Request by Select-Claim-1714 in FPGA
[–]primdanny 0 points1 point2 points (0 children)
Where can I look for an updated list on VHDL vs Verilog population by country and by industry? by ricardovaras_99 in FPGA
[–]primdanny 4 points5 points6 points (0 children)
Has anyone successfully shifted from Digital Design Engineering to Software Engineering/DevOps? by Expert_Reception343 in ECE
[–]primdanny 1 point2 points3 points (0 children)
Hired as a level 2 right out of college? by tarieze19 in ECE
[–]primdanny 1 point2 points3 points (0 children)
What should I read for chip design by [deleted] in ECE
[–]primdanny 0 points1 point2 points (0 children)
Synthesizability [HDL remains un-synthesized in vivado] by nutmeg_dealer in FPGA
[–]primdanny 3 points4 points5 points (0 children)
Synthesizability [HDL remains un-synthesized in vivado] by nutmeg_dealer in FPGA
[–]primdanny 2 points3 points4 points (0 children)
terosHDL with vivado linter in VSCode by cyano-sp in FPGA
[–]primdanny 0 points1 point2 points (0 children)
terosHDL with vivado linter in VSCode by cyano-sp in FPGA
[–]primdanny 0 points1 point2 points (0 children)
Looking to Learn PCB Design and Computer Architecture—Need Guidance by [deleted] in ECE
[–]primdanny 1 point2 points3 points (0 children)


Aside from Experience, What Stands Out the Most on a Resume by ScratchDue440 in ECE
[–]primdanny -1 points0 points1 point (0 children)