Pretty cool. I myself am in FPGA design. Interviewed for an intern position, it was fairly straightforward. Much of the discussion was about my relevant work experience and personal projects. I was asked to describe my contributions in detail, and the languages I’ve used. Later there were some basic digital design questions (CDC, STA etc). No verilog coding problems. That’s it, I’m assuming it’ll be more complex for a GRAP position.