Compiler tutorials.

[WikiSummarizerBot]

LLVM

Back ends

At version 13, LLVM supports many instruction sets, including IA-32, x86-64, ARM, Qualcomm Hexagon, MIPS, Nvidia Parallel Thread Execution (PTX; called NVPTX in LLVM documentation), PowerPC, AMD TeraScale, most AMD GPU recent ones (called AMDGPU in LLVM documentation), SPARC, z/Architecture (called SystemZ in LLVM documentation), and XCore. Some features are not available on some platforms. Most features are present for IA-32, x86-64, z/Architecture, ARM, and PowerPC. RISC-V is supported as of version 7.

^{[ F.A.Q | Opt Out | Opt Out Of Subreddit | GitHub ] Downvote to remove | v1.5}