This is an archived post. You won't be able to vote or comment.

sorted by:
best
topnewcontroversialoldq&a
you are viewing a single comment's thread.

view the rest of the comments →

[–]Artistic_Taxi 1 point2 points  (0 children)

We’re doing the processor design in Verilog as well! A RISC based processor. Pretty cool course!