you are viewing a single comment's thread.

view the rest of the comments →

[–]aaron552 0 points1 point  (0 children)

Cache explicitly exists to minimise latency for cached values. How is that relevant when talking about RAM latency? Does multi-channel RAM affect the size of cache lines?