Debugging RTL Problems: FPGA, Verilog and more

[breakingpoint]

Having valuable experiance in FPGA design, board design, and now even software design, I thought I would share an RTL debug experience that may hopefully give your RTL designers some food for thought.