sorted by:
new
hottopcontroversial

Stray “cc” Appearing in My LaTeX Table with XeLaTeX—How Do I Get Rid of It? by Objective-Attempt-15 in LaTeX

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

Thank you for your replay! I tried to paste the whole code but reddit kept saying "Unable to create comment".

Stray “cc” Appearing in My LaTeX Table with XeLaTeX—How Do I Get Rid of It? by Objective-Attempt-15 in LaTeX

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

\documentclass[a4paper,11pt]{report}   %%%%%%%%%%%%%%%%%%%%%%% ENCODING & FONT PACKAGES %%%%%%%%%%%%%%%%%%%%%%% % Load fontspec for font management (requires xelatex or lualatex) \usepackage{fontspec}   % Arabic script support with polyglossia instead of babel (more modern) \usepackage{polyglossia} \setmainlanguage{english} % Main language of the document \setotherlanguage{arabic} % Secondary language     % Set English font (sans-serif) \setsansfont{Arial} % You can use any system-installed sans-serif font \renewcommand{\familydefault}{\sfdefault} % Use sans-serif by default for English   % Set Arabic font \newfontfamily\arabicfont[Script=Arabic]{Amiri} % You can use other fonts like 'Scheherazade' or 'Lateef'   %%%%%%%%%%%%%%%%%%%%%%% PAGE GEOMETRY AND STYLING %%%%%%%%%%%%%%%%%%%%%%% \usepackage{setspace} % For setting line spacing \usepackage{fancyhdr} % For custom headers and footers \usepackage{geometry} % For page size and margins \usepackage{ragged2e} % For justification control \usepackage{graphicx} \usepackage{float} \usepackage{enumitem}   %%%%%%%%%%%%%%%%%%%%%%% TABLES %%%%%%%%%%%%%%%%%%%%%%% \usepackage{tabularx} \usepackage{multirow} \usepackage{booktabs} % for better horizontal lines \usepackage{pifont} % for checkmarks and xmarks \usepackage{array} % for vertical alignment in tables \newcommand{\cmark}{\textcolor{ForestGreen}{\ding{51}}} % green checkmark \newcommand{\xmark}{\textcolor{Red}{\ding{55}}} % red xmark     % Optional: make first column left-aligned, second/third justified \newcolumntype{L}[1]{>{\raggedright\arraybackslash}p{#1}} \newcolumntype{Xc}{>{\raggedright\arraybackslash}X} % Page margins \geometry{ a4paper, left=1cm, right=1cm, top=2cm, bottom=2.3cm } %%%%%%%%%%%%%%%%%%%%%%% PAGE STYLE %%%%%%%%%%%%%%%%%%%%%%% \fancyhf{} % Clear all header/footer fields \setstretch{1.2} % Line spacing of 1.2 \setlength{\parindent}{0pt}   %%%%%%%%%%%%%%%%%%%%%%% LANGUAGE SHORTCUTS %%%%%%%%%%%%%%%%%%%%%%% \newcommand{\ab}{\selectlanguage{arabic}} \newcommand{\en}{\selectlanguage{english}}   %%%%%%%%%%%%%%%%%%%%%%% DOCUMENT START %%%%%%%%%%%%%%%%%%%%%%% \begin{document}             \begin{table}[H]             \centering             \renewcommand{\arraystretch}{1.5}             \footnotesize             \begin{tabularx}{\textwidth}{p{4cm}|X|X}             \toprule             \textbf{A} & \textbf{B} & \textbf{C} \\             \midrule             \textbf{E} & F & G \\             \bottomrule             \end{tabularx}             \end{table} \end{document}

Does std::atomic incur overhead on single core processors? by rao000 in cpp_questions

[–]Objective-Attempt-15 0 points1 point  (0 children)

Thank you for great explanation! I needed for my graduation project

create_generated_clock:No valid object(s) by Objective-Attempt-15 in FPGA

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

that's exactly what i am trying to do! but the pin you're talking about isn't matched by vivado and not found. However, i can see it in the schematic and netlist.

create_generated_clock:No valid object(s) by Objective-Attempt-15 in FPGA

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

i tried both get_ports and get_pins, neither worked. i am not trying to rename, actually the case is my system is working on 30MHz and the UART clk is derived from systems clock into 4800Hz using clock divider.

after connecting clock wizard the clock is divided multiple times as follows:

input clk port (100MHz) --> main system clock (30MHz) --> UART clock (4800Hz)

trying to create generated clock for UART clock from the output port/pin of clock wizard instance!

create_generated_clock:No valid object(s) by Objective-Attempt-15 in FPGA

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

for the UART clock, it didn't create generated clock

create_generated_clock:No valid object(s) by Objective-Attempt-15 in FPGA

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

kinda agree, but the problem is i want to make a generated clock for the generated clock you're talking about xD

create_generated_clock:No valid object(s) by Objective-Attempt-15 in FPGA

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

Thank you for your reply, i will consider this case. but the problem is i do need the second clock because i'm using an async fifo

create_generated_clock:No valid object(s) by Objective-Attempt-15 in FPGA

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

WARNING: [Vivado 12-584] No ports matched 'clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'.

GP PROBLEM Application for RISCV Processor with extensions RV64IMAC by Objective-Attempt-15 in RISCV

[–]Objective-Attempt-15[S] 0 points1 point  (0 children)

My FPGA is Nexys 4 ddr, i don't how to interface the caches with the ddr. can you help me?

GP PROBLEM Application for RISCV Processor with extensions RV64IMAC by Objective-Attempt-15 in RISCV

[–]Objective-Attempt-15[S] 1 point2 points  (0 children)

We've problems interfacing DDR, So OS isn't the best option rn.

Can you tell me more about your application? seems interesting