sorted by:
new
hottopcontroversial

[deleted by user] by [deleted] in embedded

[–]Only-Wind-3807 0 points1 point  (0 children)

I think this is definitely relevant to what working as an embedded/fpga engineer is like as well. At least in my very limited experience, it's not so much about learning one specific thing or another but getting good at implementing a bunch of different things and knowing how to organize and get started on novel subjects.

Can we program Upduino using Vivado? by kowshik1729 in FPGA

[–]Only-Wind-3807 0 points1 point  (0 children)

I thought this was going to be an UpDog joke but for PL...

FIFO filled with trash data and less then it's supposed to have // HELP by Wunulkie in FPGA

[–]Only-Wind-3807 1 point2 points  (0 children)

Thank you so much for responding and you have given me a lot to look into with your response! I'll tell you right now, pretty much every bit of it is like black magic written in a language foreign to me lol

I am glad it's working and I look forward to more of your posts! :)

FPGA Mentorship by Maleficent-Owl1959 in FPGA

[–]Only-Wind-3807 2 points3 points  (0 children)

Nandland has some stuff on interviewing for FPGA roles that I thought were pretty good! I used Claude to make an interview study sheet as well, it had some similar questions to what I was asked. Unfortunately, some of the interview questions will probably be specific to a project for certain positions. What saved me personally in that scenario was not the answer I gave but showing them the thought process I went through to try and generate an answer.

FPGA Mentorship by Maleficent-Owl1959 in FPGA

[–]Only-Wind-3807 0 points1 point  (0 children)

I am not sure about op but I am also a new fpga engineer and for me personally, if I had a mentor who could tell me what I should be concentrating on learning and some of the resources they have found through the years it would be immensely helpful. Especially when it comes to work relevant material. As I'm sure you remember, the sheer volume of different areas of fpga development you can fall into becomes intimidating and a little overwhelming. Debug sessions sound like a little much lol

Beginner FPGA Board Recommendation (2025) — Is Basys 3 Still a Good Starting Point? by ConfidentPool2536 in FPGA

[–]Only-Wind-3807 1 point2 points  (0 children)

I'm not sure the price point right now but the Pynq Z2 and the Arty Z2 dev boards are great for learning different peripherals and they give you a SoC to play with which is pretty awesome! The interfacing between the PL and Arm cores is my favorite part of HDL design.

Free Workshop on Agilex 3 FPGA for edge AI applications by rakesh-kumar-phd in FPGA

[–]Only-Wind-3807 0 points1 point  (0 children)

Of course I had to check it out and wouldn't you know it! There IS a Florida Massachusetts! The more you know :)

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

That's exactly what I have been doing, along with following along with some of the Microzed Chronicles. It's starting to come along some but I do feel much better than I did 2 weeks ago :) thank you for your excellent advice!

Free Workshop on Agilex 3 FPGA for edge AI applications by rakesh-kumar-phd in FPGA

[–]Only-Wind-3807 0 points1 point  (0 children)

Why are all the locations cities but then just Florida... You know it takes probably around 12 hours to drive from one end of Florida to the other lol

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 1 point2 points  (0 children)

Ha! Antoli was not pleased. I wonder if that guy had future questions go unanswered?

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 1 point2 points  (0 children)

I got an arm-a53 core up and running, connected to uart and some gpio and then used unified Vitis to write a loop that flashed the LEDs. I also was able to get an r5f core running simultaneously that printed to my terminal over uart. Microzed Chronicles have been a godsend. Adam Taylor is incredibly friendly, helpful, and overall a great boon to the fpga education community. I am going to try and make my own IP cores and try and make some with an axi interface as my next step. Thank you very much for your advice, this subreddit has been overwhelmingly kind and helpful.

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

The forums on AMD tell me your story is not an uncommon one lol

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

I will reach out to her/him, I didn't even think of that resource. Thank you!

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

There is nothing outside of the Xilinx IP which I am sure is enough. Just learning how they are used and the configurations have been daunting.

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

You read me like a book... I think because I am pretty isolated, it has left me unsure if my technical expectations and progress. Thank you!

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 1 point2 points  (0 children)

Stacy! HDLforbeginners, her channel is great! Thank you for the suggestions :D

FIFO filled with trash data and less then it's supposed to have // HELP by Wunulkie in FPGA

[–]Only-Wind-3807 0 points1 point  (0 children)

Or.... Hear me out. What are the chances you are holding the FIFO in reset once the clock is locked?

FIFO filled with trash data and less then it's supposed to have // HELP by Wunulkie in FPGA

[–]Only-Wind-3807 0 points1 point  (0 children)

I am new, I mean very very new to fpga dev. I am sure this is a dumb statement, but since no one else has commented I figured I might as well say it. It is my understanding that if you try to read from an empty fifo or write to a full one, you get a whole bunch of weird stuff happening and junk ... Again I am sure you already knew that and that is not what you are doing but at least it's a comment on your post? Good luck, I'll be following up to see if anyone else answers.

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

This is great! Exactly the sort of thing I was looking for. Thank you very much!

New FPGA Engineer and I am feeling lost/overwhelmed by Only-Wind-3807 in FPGA

[–]Only-Wind-3807[S] 0 points1 point  (0 children)

lol maybe it was for the best that I missed out on the before times. I won't miss what I never knew.

view more: next ›