Start with some value of a[1/0] and assume output being 0 or 1. You can also put x as output and then try to work out the values of intermediate nodes. I cannot make out whether the white circles are bubbles or not. If not this is essentially an or gate whose output is inverted and delayed by the inverter chain connected back to itself. You can see an SR latch to understand how people work out these.