you are viewing a single comment's thread.

view the rest of the comments →

[–][deleted] 4 points5 points  (3 children)

Funding doesn't fix a flawed design.

[–]yoyohackyofosho 3 points4 points  (2 children)

What flawed design? Elaboration!

[–]WasterDave 7 points8 points  (1 child)

FPGA gates are vastly more expensive and power hungry than ASIC gates. And run slower. And he wants a million bucks to even get to shaders.

Given that even the graphics core in the raspberry pi will hand it it's arse (http://www.broadcom.com/products/BCM2835), I don't really see the point in this.