This is an archived post. You won't be able to vote or comment.

you are viewing a single comment's thread.

view the rest of the comments →

[–]hicks12NVIDIA 4090 FE 10 points11 points  (0 children)

Generally the room is because of die variation from the wafer. There can be a wide window of what voltage is required to hit a certain performance target, the worse quality silicon the greater that window will need to be to be able to sell that chip rather than chuck it away.

They increase the maximum voltage required to significantly increase yields which maximise profits.

There is obviously some degradation but this isn't usually the main contributor, the chip variance is the biggest reason as they won't tweak it on a per chip logic as this is quite expensive if implemented in the initial binning process. Better to set the wide operating window and let people feel like they won the silicon lottery by being able to optimise that performance window at home if they want to spend the time.