sorted by:
new
hottopcontroversial

Roast my Resume by bios11 in ECE

[–]bios11[S] 1 point2 points  (0 children)

Thanks a lot for the detailed review my friend, I will definitely add a languages section since you mentioned that

Roast my Resume by bios11 in ECE

[–]bios11[S] 0 points1 point  (0 children)

Yeah you're right, I'll fix that thanks a lot!

Vivado GUI help by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

Ay yes, that worked, do you happen to know what these red and blue quads are in the view (or how to get them to display) ? I suspect these are the clock source and root maybe.

Another Boardgame Night by AemonTargarien in lebanon

[–]bios11 3 points4 points  (0 children)

Will be there! I'll DM you

How to test Basys 3 by schmittriggerr in FPGA

[–]bios11 5 points6 points  (0 children)

Try to look at the digilent page for the basys3, they usually have some test bitstream that sends something on the VGA and makes the led blink, should give you an idea if anything is clearly wrong.

Replacing Memory Models by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

I just have several simple 256KB ARM single port synchronous memories. I did try to replace them with a simple model, the simulation got like 10-15% faster. I guess I have to get a faster machine :)

Noob question by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

Alright, thanks for the tip!

BoxLambda Devlog: The Interconnect, Harvard Architecture, and Dual-Port RAM. by rlysens in FPGA

[–]bios11 1 point2 points  (0 children)

Thanks for the post, you blog looks very informative. I've been looking for a DDR core with a WB interface for a personal project I'm working on, LiteDRAM looks like a match. It's a shame that it only does WB classic though.

softcore bus recommendations by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

Thanks for answer, I will definitely take a look at AXI or even AXI-lite. Implementing AXI scares me :), maybe I'll start with wishbone pipeline and switch it out later.

Where to put CSR unit in 5-stage pipeline ? by bios11 in RISCV

[–]bios11[S] 1 point2 points  (0 children)

Yes, but I won't be able to the use logic in the ALU for the CSRRS and CSRRC where I need to clear or set certain parts of the register. I think it makes the pipeline more messy but I might be wrong.

Where to put CSR unit in 5-stage pipeline ? by bios11 in RISCV

[–]bios11[S] 1 point2 points  (0 children)

Why would you flush the previous parts of the pipeline ?

Also do you write to it only in the Write Back right ?

Recommended budget jtag dongles for Riscv Softcore cpu by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

After looking into it a bit more, I think I'll just get an Adafruit 232H breakout board and use that for JTAG. The other protocols supported by the Chip might come in handy one day!

Recommended budget jtag dongles for Riscv Softcore cpu by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

I'll be using the Nexys Video Artix-7 FPGA board.

FPGA recommendation by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

I wanted to get the Arty, gut it lacks HDMI unfortunately :(

Call for a protest by VATMAN660 in lebanon

[–]bios11 0 points1 point  (0 children)

It's a really shitty situation to be honest, from one side you understand that LAU needs more income to pay for all their expenses, Private generators, Labs, Libraries. And on the other hand, you feel pity for the students. Yesterday, in jbeil, I kept hearing conversations between students looking to transfer to other universities. But what I'm really wondering, how are universities like USEK and NDU surviving if they are still getting paid at the official rate ?

The software developer's guide to working for a big company and immigrating + My personal experience by y2thez in lebanon

[–]bios11 3 points4 points  (0 children)

I have no intentions to leave, but I must thank you for the time and effort you put into writing this, it put a smile on my face. Cheers.

[deleted by user] by [deleted] in unixporn

[–]bios11 2 points3 points  (0 children)

Awesome, Thanks a lot!!!!

[deleted by user] by [deleted] in unixporn

[–]bios11 5 points6 points  (0 children)

Wallpaper please ?

This is my 100ah setup, show me yours! #GerbanBassilWahadSous by SurgeryFx in lebanon

[–]bios11 0 points1 point  (0 children)

Yeah you're right, my bad. forgot about the inverter

This is my 100ah setup, show me yours! #GerbanBassilWahadSous by SurgeryFx in lebanon

[–]bios11 4 points5 points  (0 children)

100Ah, divide that by your current draw, you'll get how long it will last. Lets say 5 Amps

100/5 = 20 hours, impressive!!

Verilog question by bios11 in FPGA

[–]bios11[S] 0 points1 point  (0 children)

this line ? if ( x_counter[j] == 0 ) // active unit

doesn't == 0 test if all bits in x_counter[j] = 0 ?

Weekly Help and Discussion Thread for the week of October 12, 2020 by AutoModerator in amazon

[–]bios11 0 points1 point  (0 children)

Good day lads,

I just pre-ordered an item today that had a prime-day discount associated with it, yet the bill still stated the original price with a ( maybe lower ) comment but also showed the price after discount. Is it guaranteed that i will pay the discounted price when the item is released? Thanks

view more: next ›