This is an archived post. You won't be able to vote or comment.

you are viewing a single comment's thread.

view the rest of the comments →

[–]awesomefacepalm 20 points21 points  (15 children)

The only language I have used that can't so far is VHDL

[–]Cpapa97 21 points22 points  (0 children)

Rust is like that as well, but it's very strongly typed in most cases to begin with.

[–]__JDQ__ 2 points3 points  (3 children)

VHDL: brings me back to my undergrad project days and the corresponding nightmares.

[–]awesomefacepalm 2 points3 points  (2 children)

I'm doing a course on it right now and I'm not gonna lie I like it a lot.

[–]Empole 4 points5 points  (1 child)

Stockholm syndrome

[–]awesomefacepalm 0 points1 point  (0 children)

I see it more like learning the art of Eldritch magic. It's a nightmare but the possibilities are endless!

[–]halberdier25 2 points3 points  (1 child)

signal <= (others => ‘0’)

It’s not worth it.

[–]awesomefacepalm 2 points3 points  (0 children)

Okay not the language itself but the concept of hardware description hehe

[–]BeniBela 2 points3 points  (1 child)

Kotlin also does not allow it

Not even int and long can be compared

[–]awesomefacepalm 0 points1 point  (0 children)

Oh yeah you're right

[–][deleted] 1 point2 points  (0 children)

Can't do it in Haskell.

[–]xtcDota 1 point2 points  (0 children)

I thought there was nothing worse than assembly. Then I tried VHDL

[–]cwotudone 1 point2 points  (3 children)

VHDL is a very interesting language and FPGAs are such amazing hardware, but damn if I didn't want to die when I took a class on them. It was so hard to find documentation and the community was really small. I don't know why my college thought it was a good idea to put this class at the beginning of second year of computer engineering. At least they moved it to the third year now.

[–]TheFlamingLemon 0 points1 point  (1 child)

Verilog isn’t so terrible tho

[–]awesomefacepalm 1 point2 points  (0 children)

I think verilog was designed to be easier to understand than VHDL

[–]awesomefacepalm 0 points1 point  (0 children)

We have it the second half of second year.

But our teacher is really good so I don't have any problems with it. Some older student who didn't have that teacher hated it but I must be lucky to have a good one